

10/070887

JC10 Rec'd PCT/PTO 07 MAR 2002

Attorney Docket No. 02081/TL

**IN THE UNITED STATES PATENT
AND TRADEMARK OFFICE**

Applicant(s): Ugo FRANCESCUCCI et al

Serial No. : To be assigned (U.S.
National Phase of
PCT/DE01/03076 filed
August 10, 2001)

Filed : Concurrently herewith

For : RECTIFIER CIRCUIT MATCHED
FOR POWER FACTOR CORRECTION

Art Unit :

Examiner :

PRELIMINARY AMENDMENT

Assistant Commissioner for Patents
Washington, D.C. 20231

S I R :

Please amend the above-identified application as follows
(copies of the amended pages showing marked-up details of changes
made are attached hereto).

IN THE SPECIFICATION:

Page 1, insert the following as the first sentence (see
details attached hereto):

--This application is a U.S. National Phase
Application under 35 USC 371 of International
Application PCT/DE01/03076 (not published in
English) filed August 10, 2001.--

Page 1, replace the heading "Technical Field" with

"Express Mail Mailing Label
No.: EV 044 464 722 US

Date of Deposit: March 7, 2002

I hereby certify that this paper is being
deposited with the United States Postal
Service "Express Mail Post Office to
Addressee" service under 37 CFR 1.10 on the
date indicated above and is addressed to the
Assistant Commissioner for Patents,
Washington, D.C. 20231


Julie Harting

In the event that this Paper is late filed,
and the necessary petition for extension of
time is not filed concurrently herewith,
please consider this as a Petition for the
requisite extension of time, and to the
extent not tendered by check attached
hereto, authorization to charge the
extension fee, or any other fee required in
connection with this Paper, to Account No.
06-1378.

--FIELD OF THE INVENTION--;

replace the heading "Prior Art" with

--BACKGROUND OF THE INVENTION--;

delete the heading "Description of the Invention".

Page 3, after line 11, insert the heading

--SUMMARY OF THE INVENTION--;

replace lines 17-18 with the following:

--A rectifier circuit matched for power factor correction. A first diode (D1), a second diode (D2), a third diode (D3) and a fourth diode (D4) are in a bridge arrangement. A first pole (10) and a second pole (12) of the bridge arrangement are connected to a source (U) which has at least one AC voltage component. An inductance (L1) is arranged in series with the third pole (14) or the fourth pole (16) of the bridge arrangement. A capacitance (C1) is connected between the first pole (10) and the second pole (12), and two of the four diodes (D1, D2, D3, D4) are in the form of fast diodes.--

Page 4, delete lines 35-36.

Page 5, replace the heading "Description of the drawings"
with --BRIEF DESCRIPTION OF THE DRAWINGS--.

after line 24 insert the header:

--DETAILED DESCRIPTION OF THE DRAWINGS--.

IN THE ABSTRACT

Replace the abstract page with the following.

ABSTRACT OF THE DISCLOSURE

A rectifier circuit matched for power factor correction. A first diode (D1), a second diode (D2), a third diode (D3) and a fourth diode (D4) are in a bridge arrangement. A first pole (10) and a second pole (12) of the bridge arrangement are connected to a source (U) which has at least one AC voltage component. An inductance (L1) is arranged in series with the third pole (14) or the fourth pole (16) of the bridge arrangement. A capacitance (C1) is connected between the first pole (10) and the second pole (12), and two of the four diodes (D1, D2, D3, D4) are in the form of fast diodes.

IN THE CLAIMS

Amend claims 4-7 as follows.

4. (Amended) The rectifier circuit as claimed in claim 1, characterized in that the first diode (D1) is connected between

the first pole (10) and the third pole (14), the second diode (D2) is connected between the first pole (10) and the fourth pole (16), the third diode (D3) is connected between the fourth pole (16) and the second pole (12), and the fourth diode (D4) is connected between the second pole (12) and the third pole (14), the first diode (D1) and the fourth diode (D4) being in the form of fast diodes, the inductance (L1) being arranged in series with the third pole (14), and the fourth pole (16) being connected to ground.


5. (Amended) The rectifier circuit as claimed in claim 1, characterized in that the first diode (D1) is connected between the first pole (10) and the third pole (14), the second diode (D2) is connected between the first pole (10) and the fourth pole (16), the third diode (D3) is connected between the fourth pole (16) and the second pole (12), and the fourth diode (D4) is connected between the second pole (12) and the third pole (14), the second diode (D2) and the third diode (D3) being in the form of fast diodes, the inductance (L1) being arranged in series with the third pole (14), and the fourth pole (16) being connected to ground.

10. 6. (Amended) The rectifier circuit as claimed in claim 1, characterized in that the first diode (D1) is connected between the first pole (10) and the third pole (14), the second diode (D2) is connected between the first pole (10) and the fourth pole

5 (16) and the second pole (12), and the fourth diode (D4) is
connected between the second pole (12) and the third pole (14),
the first diode (D1) and the fourth diode (D4) being in the form
of fast diodes, the inductance (L1) being arranged in series with
the fourth pole (16), and the fourth pole (16) being connected to
10 ground via the inductance (L1).

7. (Amended) The rectifier circuit as claimed in claim 1,
characterized in that the first diode (D1) is connected between
the first pole (10) and the third pole (14), the second diode
(D2) is connected between the first pole (10) and the fourth pole
(16), the third diode (D3) is connected between the fourth pole
(16) and the second pole (12), and the fourth diode (D4) is
connected between the second pole (12) and the third pole (16),
the second diode (D2) and the third diode (D3) being in the form
of fast diodes, the inductance (L1) being arranged in series with
the fourth pole (16), and the fourth pole (16) being connected to
10 ground via the inductance (L1).

Respectfully submitted,



Thomas Langer

Reg. No. 27,264

Frishauf, Holtz, Goodman, Langer & Chick, P.C.
767 Third Avenue - 25th Floor
New York, New York 10017-2023
Tel. No. (212) 319-4900
Fax No. (212) 319-5101
TL:jh

ATTACHMENT

4. (Amended) The rectifier circuit as claimed in claim 1 [one of claims 1 to 3], characterized in that the first diode (D1) is connected between the first pole (10) and the third pole (14), the second diode (D2) is connected between the first pole (10) and the fourth pole (16), the third diode (D3) is connected between the fourth pole (16) and the second pole (12), and the fourth diode (D4) is connected between the second pole (12) and the third pole (14), the first diode (D1) and the fourth diode (D4) being in the form of fast diodes, the inductance (L1) being arranged in series with the third pole (14), and the fourth pole (16) being connected to ground.

5. (Amended) The rectifier circuit as claimed in claim 1 [claims 1 to 3], characterized in that the first diode (D1) is connected between the first pole (10) and the third pole (14), the second diode (D2) is connected between the first pole (10) and the fourth pole (16), the third diode (D3) is connected between the fourth pole (16) and the second pole (12), and the fourth diode (D4) is connected between the second pole (12) and the third pole (14), the second diode (D2) and the third diode (D3) being in the form of fast diodes, the inductance (L1) being arranged in series with the third pole (14), and the fourth pole (16) being connected to ground.

6. (Amended) The rectifier circuit as claimed in claim 1 [one of claims 1 to 3], characterized in that the first diode (D1) is connected between the first pole (10) and the third pole (14), the second diode (D2) is connected between the first pole (10) and the fourth pole (16) and the second pole (12), and the fourth diode (D4) is connected between the second pole (12) and the third pole (14), the first diode (D1) and the fourth diode (D4) being in the form of fast diodes, the inductance (L1) being arranged in series with the fourth pole (16), and the fourth pole (16) being connected to ground via the inductance (L1).

7. (Amended) The rectifier circuit as claimed in claim 1 [one of claims 1 to 3], characterized in that the first diode (D1) is connected between the first pole (10) and the third pole (14), the second diode (D2) is connected between the first pole (10) and the fourth pole (16), the third diode (D3) is connected between the fourth pole (16) and the second pole (12), and the fourth diode (D4) is connected between the second pole (12) and the third pole (16), the second diode (D2) and the third diode (D3) being in the form of fast diodes, the inductance (L1) being arranged in series with the fourth pole (16), and the fourth pole (16) being connected to ground via the inductance (L1).

MARKED-UP COPY OF SPECIFICATION AND ABSTRACT
SHOWING CHANGES MADE THERETO

Patent-Treuhand-Gesellschaft
für elektrische Glühlampen mbH., Munich

Rectifier circuit matched for power factor correction

5

FIELD OF THE INVENTION

[Technical field]

This application is a U.S. National Phase Application
under 35 USC 371 of International Application PCT/DE01/03074

The present invention relates to a rectifier
circuit matched for power factor correction, comprising
10 a first diode, a second diode, a third diode and a
fourth diode in bridge arrangement, an inductance and a
capacitance, with a first pole and a second pole of the
bridge arrangement being connected to a source which
has at least one AC voltage component, and the
15 inductance being arranged in series with the third pole
or the fourth pole.

(not
published
in English)

August 28,
2000.

BACKGROUND OF THE INVENTION

[Prior art]

20

Such apparatuses are known from the prior art
and are shown by way of example in figures 1a to 1d.

[Description of the invention]

25

The problem on which the invention is based
will be presented with reference to the circuits in
figures 1a to 1d. From 2001 onward, it is a requirement
of IEC 1000-3-2 that mains current harmonics also be
observed for systems with mains power of less than
30 25 W. An ever growing number of lamp types requires the
use of electronic equipment whose second stage
downstream of the spark suppression filter is a mains
rectifier. In order to observe IEC 1000-3-2, power
factor correction, PFC for short, is required. Figure
35 1a shows a mains rectifier known from the prior art
which is designed for subsequent power factor
correction. In this case, the mains rectifier comprises
four diodes D1 to D4 in bridge arrangement. The bridge
arrangement comprises a first pole 10, a second

The block 20 combines the elements which make up the PFC circuit.

Figure 1b shows a slightly modified variant in which the fast diode D5 is connected between the pole 16 and the ground, while the inductance is connected directly to the pole 14. In the circuit shown in figure 1c, the pole 16 is connected to ground via the inductance L1, while the fast diode D5 is arranged at the pole 14. In the circuit shown in figure 1d, the series circuit comprising the fast diode D5 and L1 is arranged between pole 16 and ground.

SUMMARY OF THE INVENTION

On the basis of these circuits known from the prior art, the object on which the present invention is based is to develop a generic rectifier circuit such that it can be produced using fewer components, in particular that the diode D5 can be dispensed with.

[This object is achieved by a rectifier circuit having the features of patent claim 1.] *Replaced by lengthy Text*

The invention is based on the idea that the diode D5 can be replaced by virtue of two of the four diodes of the rectifier being in the form of fast diodes, with the capacitance C1 then needing to be connected between the first pole and the second pole. This measure eliminates the need for the fifth diode. Another advantage is obtained by virtue of the capacitance simultaneously acting as x-capacitor for spark suppression.

In one particularly preferred embodiment, the capacitance C1 is formed by a first capacitance element and a second capacitance element connected in series, the junction point between the first capacitance element and the second capacitance element being connected to the third pole or to the fourth pole of the bridge arrangement. This measure affords the advantage that it allows the individual potentials to be defined even more reliably with respect to RF voltage. In this context, the junction point between the two capacitance elements is preferably connected to the pole which is common to the two slow diodes.

Irrespective of whether or not the capacitance C1 is split into capacitance elements, the following four particularly preferred embodiments can be implemented:

5 In this regard, the first diode may be connected between the first pole and the third pole, the second diode may be connected between the first pole and the fourth pole, the third diode may be connected between the fourth pole and the second pole
10 and the fourth diode may be connected between the second pole and the third pole. The first embodiment is then distinguished in that the first diode and the fourth diode are in the form of fast diodes, the inductance is arranged in series with the third pole,
15 and the fourth pole is connected to ground. In the second embodiment, the second diode and the third diode are in the form of fast diodes, the inductance is arranged in series with the third pole, and the fourth pole is connected to ground. In the third embodiment,
20 the first diode and the fourth diode are in the form of fast diodes, the inductance is arranged in series with the fourth pole, and the fourth pole is connected to ground via the inductance. In the fourth embodiment,
25 the second diode and the third diode are in the form of fast diodes, the inductance is arranged in series with the fourth pole, and the fourth pole is connected to ground. The diodes which do not explicitly need to be in the form of fast diodes can be in the form of slow diodes.

30 In this context, fast diode means that the duration of the turnoff reverse current is from 10 ns to 100 ns. A slow diode is referred to when the duration of the turnoff reverse current is between 1 μ s and 20 μ s.

35 [Other advantageous embodiments can be found in the subclaims.]

[Description of the drawings]

BRIEF DESCRIPTION OF THE DRAWINGS

A plurality of exemplary embodiments of the invention are described in more detail below with 5 reference to the appended drawings, in which:

figures 1a to 1d show four rectifier circuits matched for power factor correction and known from the prior art;

10

figures 2a to 2d show four inventive rectifier circuits, matched for power factor correction, having a single capacitance C1; and

15

figures 3a to 3d show four further inventive rectifier circuits, matched for power factor correction, in which the capacitance C1 is produced by two capacitance elements, the midpoint of the two capacitance elements being connected to the third or to the fourth pole of the bridge arrangement.

20 25 DETAILED DESCRIPTION OF THE DRAWINGS

The inventive embodiments are shown in figures 2a to 3d by way of example. In this case, the embodiments shown in figures 2a and 3a originate from figure 1a, the embodiments shown in figures 2b and 3b 30 originate from figure 1b, the embodiments shown in 2c and 3c originate from figure 1c, and the embodiments shown in 2d and 3d originate from figure 1d. Components in figures 2a to 2d and figures 3a to 3d which correspond to components in figures 1a to 1d have been 35 provided with the same reference symbols and are therefore not explained again.

The embodiments in figures 2a to 2d differ from the embodiments in figures 1a to 1d in that, in each case, the two diodes which are combined with the

[Abstract]

ABSTRACT OF THE DISCLOSURE

Rectifier circuit matched for power factor correction

The invention relates to a rectifier circuit matched for power factor correction, comprising a first diode (D1), a second diode (D2), a third diode (D3) and a fourth diode (D4) in a bridge arrangement, an inductance (L1) and a capacitance (C1), with a first pole (10) and a second pole (12) of the bridge arrangement being connected to a source (U) which has at least one AC voltage component, and the inductance (L1) being arranged in series with the third pole (14) or the fourth pole (16), where the capacitance (C1) is connected between the first pole (10) and the second pole (12), and two of the four diodes (D1, D2, D3, D4) are in the form of fast diodes.

[Figure 2a)